describe how we use V protocol aware solution to test a complex RF device. form reconstruction utilizes the coherency of V SOC system to. Download scientific diagram | Agilent SOC Series tester. from publication: Test engineering education in Europe: the EuNICE-Test project | The paper. Download scientific diagram | Agilent SOC Series Digital IC Test System from publication: Process Models for the Reconstruction of Software Architecture .

Author: Voodoozragore Faelkis
Country: Uzbekistan
Language: English (Spanish)
Genre: Personal Growth
Published (Last): 12 February 2005
Pages: 490
PDF File Size: 5.36 Mb
ePub File Size: 5.94 Mb
ISBN: 965-1-64005-652-7
Downloads: 45152
Price: Free* [*Free Regsitration Required]
Uploader: Balrajas

As test needs change to accommodate a new class of device or next-generation performance, the Pin Scale can be instantly reconfigured through software to maximize the lifetime of your investment. Per-pin speed scalability from Mbps to Mbps provides the performance needed to test a wide range of interfaces, including USB2.

Business Finance Agilent Pin Scale advertisement. Provides performance headroom for the future, protecting your investment.

Each pin of the Pin Scale can be scaled over its wide memory depth and speed range through per-pin software licenses, which provides the lowest cost of test by allowing the test system to be configured to match device requirements, pin-by-pin. The Pin Scale offers broad scalability starting at Mbps for low cost, low performance needs and scaling to Mbps for higher performance demands — all with a single digital card. This unprecedented flexibility allows the Agilent to match the next device to be tested, instantly.

Per-pin software licenses for speed and memory depth mean you add just the performance you need, when you need it. This enables the Agilent to offer the following pin agilentt Test Processor-Per-Pin architecture Localizing all test processing instead of using centralized resources results in minimal measurement overhead and higher throughput.


This lowers immediate capital investment and provides for future growth as devices evolve from generation to generation, integrating more high-speed interfaces or achieving higher processing speeds. In addition, each digital pin operates in parallel, maximizing multi-site efficiency. Per-pin scalability from to Mbps The test system can be configured to match device requirements, pin-by-pin, for lowest cost.

And this must all be done at a lower costof-test than last year because of ongoing price erosion.

Agilent Pin Scale

Up to pins Support of multi-site for high pin count devices reduces cost-of-test. Testing in higher x-modes means that more logical vector memory is available.

Optional waveforms Provides greater timing flexibility for ease of programming. Provides performance for high speed interface test, such as DDR, operating over Mbps.

Unified memory approach The entire amount of purchased memory is available for both test vectors and sequencer instructions for maximum flexibility.

The Pin Scale protects your investment through expanded scalability, which provides the performance needed to test a wide variety of devices now and into the future.

Agilent 93000 Pin Scale 800

For printed directions on Preparing for Registration. Flexible waveform generation for high-speed applications. With per-pin licenses to enable the different speed and memory performance levels — part of the industry-first Agilent InstaPin performance library — the Pin Ailent digital card can be configured to match the device requirements, pin-by-pin, resulting in the lowest cost of test. To test these devices, a test system must have the capability to address a range of performance challenges: Each pin operates independently, enabling parallel processing for maximum multi-site efficiency.


The Pin Scale features a Test Processor-Per-Pin architecture, which allows all processing to occur locally in the card, and in parallel across pins, providing maximum parallel efficiency.

With 32 pins on the Pin Scale digital card, an Agilent can be configured with up to pins, providing the pin count needed for multi-site test of even high pin count devices. Agilent InstaPin also maximizes asset utilization because the per-pin licenses 9300 speed and memory depth of Pin Scale digital cards can float between pins on a card, cards in a tester and testers on a test floor or different production facilities around the world.

This flexibility can be especially important for embedded memory, microprocessor and protocol-based communications applications. Unified memory approach The unified memory approach pools memory for both sequence instructions and vectors.

Agilent P for sale / JMC Worldwide Inc.

An uncertain future demands the ability to upgrade quickly to meet the next performance challenge while continuing to reduce cost-of-test. Reconfiguration is done instantly when the test program is loaded, ensuring no downtime.

Performance for next-generation SOC devices With digital speeds up to Mbps and memory up to MB X4 Mode on each agilen, the Pin Scale delivers the performance demanded by next-generation devices. Also beneficial to generate low agilentt high-speed clock signals.

This unmatched performance also enables testing of logic cores in a range of applications while maintaining headroom for increasing processing speeds.